Processing Instruction

Results: 1077



#Item
131Computing / Instruction set architectures / Central processing unit / Instruction set / Pointer

Version 1 Open The Hex 8 Architecture David May: February 21, 2014

Add to Reading List

Source URL: www.cs.bris.ac.uk

Language: English - Date: 2014-02-21 06:51:57
132Web 2.0 / Social media / Social information processing / Facebook / Like button / Website / Brand page / Software / World Wide Web / Computing

Creating Your Author Fan Page Never created a Facebook Page before? Relax—there’s a how-to for that. This quick and easy, step-by-step instruction sheet guides you through the process. In no time at all your Author F

Add to Reading List

Source URL: authorguide.wiley.com

Language: English - Date: 2012-10-05 11:58:53
133Electronic engineering / Central processing unit / Computer performance / Microarchitecture / Clock rate / Classes of computers / Cycles per instruction / Superscalar / Computer hardware / Computer architecture / Clock signal

EN164: Design of Computing Systems Lecture 02: Computing Metrics (Performance) Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

Add to Reading List

Source URL: scale.engin.brown.edu

Language: English - Date: 2014-03-23 13:26:52
134Computer engineering / Datapath / Microarchitecture / MIPS architecture / Register file / Instruction set / Classic RISC pipeline / Computer architecture / Central processing unit / Computer hardware

EN164: Design of Computing Systems Lecture 12: Processor / Single-Cycle Design 1 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

Add to Reading List

Source URL: scale.engin.brown.edu

Language: English - Date: 2014-03-23 13:26:52
135Classes of computers / Parallel computing / Scoreboarding / Hazard / Tomasulo algorithm / Central processing unit / Superscalar / Reduced instruction set computing / Instruction set / Computer architecture / Computing / Computer engineering

EN164: Design of Computing Systems Lecture 22: Processor / ILP 3 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

Add to Reading List

Source URL: scale.engin.brown.edu

Language: English - Date: 2014-03-23 13:27:00
136Instruction set architectures / Instruction set / Minicomputers / Processor register / Operating system / Assembly languages / Microcontrollers / TI-990 / X86 assembly language / Computer architecture / Computer hardware / Central processing unit

Version 1.0 Thumb Instructions and Kernels David May: April 23, 2013 The Instructions

Add to Reading List

Source URL: www.cs.bris.ac.uk

Language: English - Date: 2013-04-25 05:29:16
137Central processing unit / MIPS architecture / Instruction set / 64-bit / Processor register / Assembly languages / Pointer / Memory address / AN/UYK-8 / Computer architecture / Instruction set architectures / Computing

EN164: Design of Computing Systems Lecture 09: Processor / ISA 2 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

Add to Reading List

Source URL: scale.engin.brown.edu

Language: English - Date: 2014-03-23 13:26:52
138Parallel computing / Classes of computers / Central processing unit / Superscalar / Very long instruction word / Hazard / Instruction set / Slot / NOP / Computer architecture / Computing / Computer engineering

EN164: Design of Computing Systems Lecture 20: Processor / ILP 1 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

Add to Reading List

Source URL: scale.engin.brown.edu

Language: English - Date: 2014-03-23 13:26:54
139Central processing unit / Computer memory / Instruction set architectures / CPU cache / Cache / Microarchitecture / Intel Core / DEC Alpha / Computer architecture / Computer hardware / Computer engineering

Exploiting Locality to Improve Circuit-level Timing Speculation Jing Xin, Northwestern University and Russ Joseph, Northwestern University Abstract—Circuit-level timing speculation has been proposed as a technique to r

Add to Reading List

Source URL: users.eecs.northwestern.edu

Language: English - Date: 2010-04-13 16:41:18
140Computing / Instruction set architectures / Central processing unit / Instruction set / Pointer

Version 1 Open The Hex 8 Architecture David May: February 21, 2014

Add to Reading List

Source URL: www.cs.bris.ac.uk

Language: English - Date: 2014-02-21 06:51:57
UPDATE